SEEQC and ITRI to Build Superconducting Chip Manufacturing Line

Dec 16, 2025
SEEQC has partnered with Taiwan's Industrial Technology Research Institute to establish a manufacturing line for its Single Flux Quantum superconducting control chips, expanding production capacity for digital quantum computing hardware.

SEEQC has partnered with Taiwan's Industrial Technology Research Institute (ITRI) to construct a manufacturing line for its Single Flux Quantum (SFQ) superconducting control chips, announced in a press release. The facility will support SEEQC's digital quantum computing platform by expanding production capacity for advanced superconducting electronics.

The partnership will begin with technology transfer and process development, with SEEQC's research team providing technical expertise during the build. Chips produced in Taiwan will be shipped to SEEQC’s U.S. headquarters for integration with qubits and testing in cryogenic environments.

The SFQ control chips operate at low temperatures to handle timing, readout, multiplexing, and error correction with minimal power consumption and latency. This manufacturing expansion complements SEEQC’s existing facility in New York and aims to provide a diversified supply chain for superconducting electronics.

The increased production capacity will also support SEEQC’s ongoing collaborations with NVIDIA, IBM, and the UK’s National Quantum Computing Centre under programs such as the DARPA Quantum Benchmarking Initiative.

We hope you enjoyed this article

Consider subscribing to one of our newsletters like Daily AI Brief.

Also, consider following us on social media:

Free newsletter

Daily AI Brief

Daily report covering major AI developments and industry news, with both top stories and complete market updates

Whitepaper

Tensordyne Napier: What If One Rack Could Do the Work of Nine?

Tensordyne

This Tensordyne whitepaper presents Napier, an inference-focused AI processor and rack-scale system based on the company’s TDN Math logarithmic number system. It examines infrastructure requirements for large mixture-of-experts and agentic models, compares major inference architecture approaches, and details the TDN AIP processor, TDN72 pod, TDN Link fabric, and Napier Ultra configuration. The paper reports simulation-based performance, cost, and accuracy-validation results, including Tensordyne’s projected comparison of one Napier rack with a nine-rack Nvidia Rubin plus Groq deployment; the chip is reported as taped out and in fabrication.

Read more
Free, six days a week

Daily AI Brief: the AI news that matters, in your inbox.