Aeonsemi Unveils Praxium Ethernet PHYs for Robots and Autonomous Vehicles
Aeonsemi announced in a press release the Praxium family of multi gigabit Ethernet PHYs for cameras, LiDAR, zone controllers and network backbones in robots, autonomous vehicles and other machines. The chips provide data rates up to 10 Gbps in a 6 × 6 mm QFN package.
Praxium supports IEEE 802.3ch Ethernet over shielded twisted pair, along with coax and miniature twinax cabling. The family includes three single port models supporting different combinations of 2.5G, 5G and 10G speeds, plus a quad port model supporting all three speeds.
Features include power consumption as low as 350 mW for specified asymmetric 10 Gbps sensor links, time synchronization and a MACsec security engine. The devices are designed for AEC-Q100 Grade 2 qualification. Aeonsemi is sampling the AS31x1x devices with lead customers and plans volume production in the fourth quarter of 2026.
We hope you enjoyed this article
Consider subscribing to one of our newsletters like Silicon Brief or Daily AI Brief.
Also, consider following us on social media:
More from Data Centers
Sep 22 Clivet Debuts Magnetic Levitation Cooling Portfolio for AI Data Centers Sep 22 Huawei Shows AI Energy Systems at IDEE 2026 Sep 22 GMIF 2026 Sets AI Memory and Storage Agenda for Shenzhen Sep 22 Huawei presents grid interactive AI data center solution in Shanghai Sep 22 ITRI Unveils 3.2 Tbps Silicon Photonics Optical EngineSilicon Brief
Weekly coverage of AI hardware developments including chips, GPUs, cloud platforms, and data center technology.
Whitepaper
Tensordyne Napier: What If One Rack Could Do the Work of Nine?
Tensordyne
This Tensordyne whitepaper presents Napier, an inference-focused AI processor and rack-scale system based on the company’s TDN Math logarithmic number system. It examines infrastructure requirements for large mixture-of-experts and agentic models, compares major inference architecture approaches, and details the TDN AIP processor, TDN72 pod, TDN Link fabric, and Napier Ultra configuration. The paper reports simulation-based performance, cost, and accuracy-validation results, including Tensordyne’s projected comparison of one Napier rack with a nine-rack Nvidia Rubin plus Groq deployment; the chip is reported as taped out and in fabrication.
Read moreYou may also like
Achronix Releases JESD204C IP Core for Speedster7t FPGAs
Aitech Introduces Rugged AI Boards for Defense Systems
Lightmatter Introduces 12.8 Tbps Bidirectional Optical Module
QBit Unveils Robotics and Drone Chip Roadmap
SIMSY Adds Atombeam Neurpac for LiDAR Data Transfer
Daily AI Brief: the AI news that matters, in your inbox.