ASICs and Advanced Packaging to Reshape AI Chip Market
The global market for high-end cloud AI accelerators is on the brink of a significant shift, announced in a press release. Beginning in 2026, the industry will enter a "decentralized" phase driven by the expansion of custom ASICs, diversification of advanced packaging, and competitive pricing in high-bandwidth memory (HBM).
Custom ASICs are gaining traction over traditional GPUs, with cloud service providers like Google and Amazon developing in-house ASICs to better control performance and costs. This trend is expected to result in a compound annual growth rate of 21% for high-end cloud ASICs from 2025 to 2029, significantly outpacing the 7% growth rate for GPUs.
In the realm of advanced packaging, the dominance of TSMC is being challenged as non-TSMC suppliers like ASE, Amkor, and SJSemi increase their market share. By late 2026, these suppliers are projected to account for 31% of global CoWoS-class capacity. Intel is also advancing its EMIB technology to bolster its "made in America" position.
On the memory front, the adoption of HBM4 is anticipated to begin in 2026, with prices expected to be 53% higher than HBM3E. This will push memory's share of total costs above 50% for top-tier accelerators. Companies like Samsung are aggressively pursuing advanced process technology and price cuts to secure orders from major players like NVIDIA.
Overall, the AI accelerator industry is moving towards a more decentralized and competitive ecosystem, with strategic alliances and technology integration becoming crucial for companies to maintain their edge.
We hope you enjoyed this article
Consider subscribing to one of our newsletters like Silicon Brief or Daily AI Brief.
Also, consider following us on social media:
More from Data Centers
Oct 16 EverWind Plans 420 Megawatt AI Data Centre in Nova Scotia Oct 16 Gartner Says $3.5 Trillion in AI Infrastructure Spending Faces Impairment Risk by 2030 Oct 16 KBRA Rated Anthropic BB+ Before $35 Billion Chip Financing Oct 16 China Proposes Export Controls for Advanced AI Models and Chips Oct 16 Hitachi Energy and Ansaldo Energia Partner on Data Center Power SystemsSilicon Brief
Weekly coverage of AI hardware developments including chips, GPUs, cloud platforms, and data center technology.
Whitepaper
Tensordyne Napier: What If One Rack Could Do the Work of Nine?
Tensordyne
This Tensordyne whitepaper presents Napier, an inference-focused AI processor and rack-scale system based on the company’s TDN Math logarithmic number system. It examines infrastructure requirements for large mixture-of-experts and agentic models, compares major inference architecture approaches, and details the TDN AIP processor, TDN72 pod, TDN Link fabric, and Napier Ultra configuration. The paper reports simulation-based performance, cost, and accuracy-validation results, including Tensordyne’s projected comparison of one Napier rack with a nine-rack Nvidia Rubin plus Groq deployment; the chip is reported as taped out and in fabrication.
Read moreYou may also like
AI Chip Market Forecast to Reach $677.59 Billion by 2035
DDR5 AI Server Memory Market Could Reach $6.8B by 2035
Intel and Broadcom CEOs Warn Capital Could Limit AI Growth
Synopsys and TSMC Expand AI Chip Design Partnership
SEMIFIVE signs $52 million AI accelerator contract
Daily AI Brief: the AI news that matters, in your inbox.