IEEE Honors Global Innovators at 2026 Awards, Jensen Huang Receives Top Medal

Apr 30, 2026
IEEE held its 2026 Awards Ceremony in New York, recognizing global leaders in technology and engineering. NVIDIA CEO Jensen Huang received the IEEE Medal of Honor, while cofounder Chris Malachowsky earned the Robert N. Noyce Medal.

IEEE announced in a press release that it held its 2026 Awards Ceremony on April 24 in New York, celebrating achievements in engineering and technology across fields such as computing, communications, artificial intelligence, energy, and robotics. The event is recognized as one of the most prestigious in the industry.

The IEEE Medal of Honor, the organization’s highest distinction, was awarded to Jensen Huang, founder and CEO of NVIDIA, for his pioneering work in accelerated computing and artificial intelligence. Huang donated his prize, along with an additional contribution from the Jen-Hsun and Lori Huang Foundation, to support scholarships and IEEE’s TryEngineering STEM initiatives.

NVIDIA cofounder Chris A. Malachowsky received the 2026 IEEE Robert N. Noyce Medal for his contributions to parallel computing architectures and semiconductor design. He also donated his prize to IEEE TryEngineering to promote engineering education for school-age children.

The ceremony carried the theme “Intersections” and featured a data narrative film created with information designer Giorgia Lupi and her team at Pentagram, illustrating the connections and collaborations among the 2026 honorees.

We hope you enjoyed this article

Consider subscribing to one of our newsletters like Daily AI Brief.

Also, consider following us on social media:

AI Brief AI Brief (X)
Free newsletter

Daily AI Brief

Daily report covering major AI developments and industry news, with both top stories and complete market updates

AI Token Webinar

Whitepaper

Tensordyne Napier: What If One Rack Could Do the Work of Nine?

Tensordyne

This Tensordyne whitepaper presents Napier, an inference-focused AI processor and rack-scale system based on the company’s TDN Math logarithmic number system. It examines infrastructure requirements for large mixture-of-experts and agentic models, compares major inference architecture approaches, and details the TDN AIP processor, TDN72 pod, TDN Link fabric, and Napier Ultra configuration. The paper reports simulation-based performance, cost, and accuracy-validation results, including Tensordyne’s projected comparison of one Napier rack with a nine-rack Nvidia Rubin plus Groq deployment; the chip is reported as taped out and in fabrication.

Read more

You may also like

Free, six days a week

Daily AI Brief: the AI news that matters, in your inbox.