Jotne Connect Launches AI Unit for Enhanced Interoperability

Jun 18, 2025
Jotne Connect has announced the establishment of a new AI unit to enhance interoperability in digital twins, MBSE, and PLM, as stated in a press release. The unit will be led by Dr. Aditya Gupta.
Jotne Connect Launches AI Unit for Enhanced Interoperability

Jotne Connect has announced the establishment of a new Artificial Intelligence (AI) unit to enhance standards-based interoperability in Digital Twins, Model-Based Systems Engineering (MBSE), and Product Lifecycle Management (PLM), as stated in a press release. The unit will be led by Dr. Aditya Gupta, a renowned academic and industrial researcher.

The AI unit aims to integrate intelligence into Jotne Connect's PLM and SDM solutions by automating classification, search, and reuse of engineering assets, and enabling predictive maintenance. It will also enhance MBSE practices by integrating semantic reasoning and machine learning into model-based design environments.

Jotne Connect, a leader in ISO 10303 (STEP) implementation, plans to expand the standard's applicability into digital twin integration, autonomous system development, and smart manufacturing diagnostics. This initiative is expected to empower engineers with faster decision-making capabilities while ensuring long-term interoperability and data integrity.

We hope you enjoyed this article

Consider subscribing to one of our newsletters like Industrial AI Weekly or Daily AI Brief.

Also, consider following us on social media:

Free newsletter

Industrial AI Weekly

The latest advancements in smart manufacturing, predictive maintenance, AI-driven quality control, supply chain & more.

Whitepaper

Tensordyne Napier: What If One Rack Could Do the Work of Nine?

Tensordyne

This Tensordyne whitepaper presents Napier, an inference-focused AI processor and rack-scale system based on the company’s TDN Math logarithmic number system. It examines infrastructure requirements for large mixture-of-experts and agentic models, compares major inference architecture approaches, and details the TDN AIP processor, TDN72 pod, TDN Link fabric, and Napier Ultra configuration. The paper reports simulation-based performance, cost, and accuracy-validation results, including Tensordyne’s projected comparison of one Napier rack with a nine-rack Nvidia Rubin plus Groq deployment; the chip is reported as taped out and in fabrication.

Read more
Free, six days a week

Daily AI Brief: the AI news that matters, in your inbox.