Microelectronics US Names Steering Committee for 2027 Austin Conference
Microelectronics US named a 19 member steering committee in a press release for its inaugural conference, which will take place May 4 to 5, 2027, in Austin, Texas. The committee includes representatives from NVIDIA, AWS, Siemens, GlobalFoundries, Synopsys, Honeywell, Cisco, Ericsson, AMD and NXP.
Members will help shape the agenda, identify topics, recommend speakers, support partnerships and guide the attendee experience. The conference will cover semiconductors, advanced packaging, photonics, embedded systems, AI infrastructure and data centers.
The event will include two days of programming across four stages, with demonstrations, workshops and a workforce program connecting students and early career engineers with industry experts. Organizers expect more than 2,500 attendees and over 100 exhibiting partners.
We hope you enjoyed this article
Consider subscribing to one of our newsletters like Silicon Brief or Daily AI Brief.
Also, consider following us on social media:
More from Data Centers
Oct 7 North Dakota Data Center Pipeline Surpasses Operating Footprint Oct 7 NX Group and Japan Airlines Start 747 Cargo Route for AI Equipment Oct 6 E&R Engineering to Show CPO Laser Tools at SEMI West 2026 Oct 6 Logic Fruit Unveils Reconfigurable BMC Platform for AI Servers Oct 6 Hanwha EnergyFluo Named to Fast Company 2026 Tech ListSilicon Brief
Weekly coverage of AI hardware developments including chips, GPUs, cloud platforms, and data center technology.
Whitepaper
Tensordyne Napier: What If One Rack Could Do the Work of Nine?
Tensordyne
This Tensordyne whitepaper presents Napier, an inference-focused AI processor and rack-scale system based on the company’s TDN Math logarithmic number system. It examines infrastructure requirements for large mixture-of-experts and agentic models, compares major inference architecture approaches, and details the TDN AIP processor, TDN72 pod, TDN Link fabric, and Napier Ultra configuration. The paper reports simulation-based performance, cost, and accuracy-validation results, including Tensordyne’s projected comparison of one Napier rack with a nine-rack Nvidia Rubin plus Groq deployment; the chip is reported as taped out and in fabrication.
Read moreYou may also like
GS Microelectronics and Teradyne Plan Silicon Valley Chip Test Center
IEEE Plans Ethical AI Summit in Budapest for October
Arrowfly Launches AI for Engineers Resource and Conference
Taiwan Innotech Expo 2026 to Feature 1,039 Technologies
Sequential Plans London Conference on AI Ingredient Discovery
Daily AI Brief: the AI news that matters, in your inbox.