Mitate Zepto Technica Joins JST Edge AI Semiconductor Program

Apr 20, 2026
Mitate Zepto Technica has joined the Japan Science and Technology Agency’s Next-Generation Edge AI Semiconductor R&D Program as a social implementation partner, focusing on genome analysis acceleration through its RASEN ASIC platform.

Mitate Zepto Technica (MZT) has joined the Japan Science and Technology Agency’s (Japan Science and Technology Agency) Next-Generation Edge AI Semiconductor Research and Development Program as a social implementation partner, announced in a press release. The company will lead product commercialization through its genome-analysis accelerator, RASEN.

The program, titled “Accelerating Edge Intelligence for AI for Science,” is led by Makoto Taiji, Program Director at RIKEN’s TRIP Headquarters. It brings together RIKEN, Tohoku University, Keio University, and MZT to advance AI-integrated edge semiconductor technologies, with genome analysis as a core application area.

MZT will integrate AI research outcomes from RIKEN and Tohoku University into the RASEN architecture and oversee ASIC development and productization. The company aims for social implementation of the technology by 2029.

RASEN is MZT’s proprietary genome-analysis accelerator built on a custom ASIC design. Internal testing has shown it can complete whole-genome sequencing analysis in about five minutes on a standard workstation, maintaining 99.8% concordance with conventional methods verified by Tohoku University.

We hope you enjoyed this article

Free newsletter

Silicon Brief

Weekly coverage of AI hardware developments including chips, GPUs, cloud platforms, and data center technology.

AI Token Webinar

Whitepaper

Tensordyne Napier: What If One Rack Could Do the Work of Nine?

Tensordyne

This Tensordyne whitepaper presents Napier, an inference-focused AI processor and rack-scale system based on the company’s TDN Math logarithmic number system. It examines infrastructure requirements for large mixture-of-experts and agentic models, compares major inference architecture approaches, and details the TDN AIP processor, TDN72 pod, TDN Link fabric, and Napier Ultra configuration. The paper reports simulation-based performance, cost, and accuracy-validation results, including Tensordyne’s projected comparison of one Napier rack with a nine-rack Nvidia Rubin plus Groq deployment; the chip is reported as taped out and in fabrication.

Read more

You may also like

Free, six days a week

Daily AI Brief: the AI news that matters, in your inbox.