Neurophos Expands After $110 Million Series A, Adds Industry Leaders and New Offices

Apr 22, 2026
Neurophos has nearly tripled in headcount since its $110 million Series A funding, adding senior hires from major tech firms and opening new facilities in Austin and Redwood City.
Neurophos Expands After $110 Million Series A, Adds Industry Leaders and New Offices

Neurophos has nearly tripled its workforce following the close of its $110 million Series A funding in January 2026, announced in a press release. The company has expanded its leadership team, advisory board, and facilities as it scales development of photonic AI chips.

New senior hires include Fu-Tai An as VP of VLSI, Suohai Mei as VP of Product Engineering, and Anshul Jain as Director of Technical Program Management. Additional appointments include Yuchun Zhou as Director of Silicon Photonics, Tsachy Holovinger as Director of Quality, Reliability, and Failure Analysis, and Kelvin Goveas as Senior Principal Processor Architect.

Neurophos has also added Doug Wightman, co-founder and former CEO of Groq, to its Strategic Advisory Board. Wightman brings experience in chip architecture and scaling AI hardware businesses.

The company is opening a new engineering site in Redwood City, California, and moving into a larger headquarters in Austin, Texas, to support continued hiring and product development. Neurophos expects its headcount to double again by the end of 2026.

We hope you enjoyed this article

Consider subscribing to one of our newsletters like Silicon Brief, AI Funding Brief or Daily AI Brief.

Also, consider following us on social media:

AI Chips & Datacenters AI Funding News AI Brief AI Brief (X)
Free newsletter

AI Funding Brief

AI Token Webinar

Whitepaper

Tensordyne Napier: What If One Rack Could Do the Work of Nine?

Tensordyne

This Tensordyne whitepaper presents Napier, an inference-focused AI processor and rack-scale system based on the company’s TDN Math logarithmic number system. It examines infrastructure requirements for large mixture-of-experts and agentic models, compares major inference architecture approaches, and details the TDN AIP processor, TDN72 pod, TDN Link fabric, and Napier Ultra configuration. The paper reports simulation-based performance, cost, and accuracy-validation results, including Tensordyne’s projected comparison of one Napier rack with a nine-rack Nvidia Rubin plus Groq deployment; the chip is reported as taped out and in fabrication.

Read more

You may also like

Free, six days a week

Daily AI Brief: the AI news that matters, in your inbox.