PCI-SIG Releases PCIe 7.0 Specification for AI and Data-Intensive Applications
PCI-SIG has announced the official release of the PCI Express (PCIe) 7.0 specification, which achieves transfer rates of 128.0 GT/s, announced in a press release. This new specification is designed to support data-driven applications such as artificial intelligence, machine learning, 800G Ethernet, cloud computing, and quantum computing.
The PCIe 7.0 specification delivers a raw bit rate of 128.0 GT/s and up to 512 GB/s bi-directionally via a x16 configuration. It utilizes PAM4 (Pulse Amplitude Modulation with 4 levels) signaling and Flit-based encoding, providing improved power efficiency while maintaining backward compatibility with previous PCIe generations.
The release of PCIe 7.0 is part of PCI-SIG's ongoing efforts to double IO bandwidth every three years, ensuring that the technology meets the growing demands of data-intensive markets. Pathfinding for the PCIe 8.0 specification is already underway to continue supporting the industry's investments and product roadmaps in the PCIe technology ecosystem.
We hope you enjoyed this article
Consider subscribing to one of our newsletters like Silicon Brief or Daily AI Brief.
Also, consider following us on social media:
More from Data Centers
Oct 16 Hitachi Energy and Ansaldo Energia Partner on Data Center Power Systems Oct 16 Clivet Unveils Magnetic Bearing Compressor for AI Data Center Cooling Oct 15 Rising rates strain AI data center fundraising Oct 15 Ukrainian Drones Hit Sberbank Data Center Planned for Supercomputer Oct 15 Brightray Signs Letter of Intent for 10 MW Indiana AI Data CenterSilicon Brief
Weekly coverage of AI hardware developments including chips, GPUs, cloud platforms, and data center technology.
Whitepaper
Tensordyne Napier: What If One Rack Could Do the Work of Nine?
Tensordyne
This Tensordyne whitepaper presents Napier, an inference-focused AI processor and rack-scale system based on the company’s TDN Math logarithmic number system. It examines infrastructure requirements for large mixture-of-experts and agentic models, compares major inference architecture approaches, and details the TDN AIP processor, TDN72 pod, TDN Link fabric, and Napier Ultra configuration. The paper reports simulation-based performance, cost, and accuracy-validation results, including Tensordyne’s projected comparison of one Napier rack with a nine-rack Nvidia Rubin plus Groq deployment; the chip is reported as taped out and in fabrication.
Read moreYou may also like
Cisco and NVIDIA Plan Open 400G Optics Specification
Xsight Labs Introduces 25 Watt E1L DPU for Edge Systems
DIGITIMES Examines 800 VDC Power for AI Data Centers
ITRI Unveils 3.2 Tbps Silicon Photonics Optical Engine
SEMIFIVE signs $52 million AI accelerator contract
Daily AI Brief: the AI news that matters, in your inbox.