Samsung to Use TSMC Process for NVIDIA Custom Memory Chips
Samsung Electronics will use the 3 nanometer process from Taiwan Semiconductor Manufacturing Company Limited, or TSMC, to make base dies for custom high bandwidth memory chips from NVIDIA, Reuters reports, citing the Seoul Economic Daily. This would be the first time Samsung has worked with TSMC during HBM manufacturing.
NVIDIA asked Samsung, SK hynix, and Micron Technology to use the TSMC process for NVHBM base dies and sixth generation DRAM technology for the core dies, according to the newspaper. NVHBM includes NVIDIA's custom memory controller in the base die to standardize its use across memory suppliers.
Samsung reportedly accepted the requirements after an internal review. The company plans to retain its own production model for standard HBM and custom products for other customers, while assessing whether its foundry could make NVHBM base dies if demand exceeds TSMC's capacity.
We hope you enjoyed this article
Consider subscribing to one of our newsletters like Silicon Brief or Daily AI Brief.
Also, consider following us on social media:
More from Data Centers
Oct 18 CoreWeave, Oracle and SoftBank debt costs rise amid AI borrowing concerns Oct 18 Study Puts Cost of EU Cloud Sovereignty Rules at €115 Billion Oct 18 Linktel Demonstrates 1.6T LPO Modules at OCP 2026 Oct 17 Anthropic Offers Blackstone Over 10% Yield in Chip Financing Deal Oct 17 BlackRock CEO Warns Data Center Construction Pause Could Trigger US RecessionSilicon Brief
Weekly coverage of AI hardware developments including chips, GPUs, cloud platforms, and data center technology.
Whitepaper
Tensordyne Napier: What If One Rack Could Do the Work of Nine?
Tensordyne
This Tensordyne whitepaper presents Napier, an inference-focused AI processor and rack-scale system based on the company’s TDN Math logarithmic number system. It examines infrastructure requirements for large mixture-of-experts and agentic models, compares major inference architecture approaches, and details the TDN AIP processor, TDN72 pod, TDN Link fabric, and Napier Ultra configuration. The paper reports simulation-based performance, cost, and accuracy-validation results, including Tensordyne’s projected comparison of one Napier rack with a nine-rack Nvidia Rubin plus Groq deployment; the chip is reported as taped out and in fabrication.
Read moreYou may also like
M31 and Ambiq Develop Low Power Chip IP for TSMC N12e
GMIF 2026 Sets AI Memory and Storage Agenda for Shenzhen
MediaTek Dimensity 9500 Powers Samsung Galaxy Tab S12 Tablets
SEMIFIVE signs $52 million AI accelerator contract
Samsung Invests $1 Billion in KKR's Helix Data Center Platform
Daily AI Brief: the AI news that matters, in your inbox.