SeoulTech Develops Hybrid Electrodes for Safer Brain-Machine Interfaces
Seoul National University of Science and Technology has developed a new class of hybrid polymer-carbon nanotube (CNT) electrodes designed to improve the safety and efficacy of brain-machine interfaces. Announced in a press release, these electrodes offer high electrical conductivity while minimizing tissue damage, a significant advancement in neuroscience technology.
The research team, led by Associate Professor Jong G. Ok and Dr. Maesoon Im, created microelectrode arrays that combine the electrical efficiency of metals with the flexibility of soft tissue. These arrays are embedded in an elastic polymer base, making them approximately 4,000 times softer than silicon. This innovation allows for stable brain signal recording with reduced inflammation compared to traditional tungsten microwires.
The electrodes were tested in vivo on mice, demonstrating their ability to record visual responses from neurons in the visual cortex. The study, published in Advanced Functional Materials, highlights the potential of these electrodes for applications in visual prosthetics and cortical implants, offering new possibilities for patients with retinal degeneration or optic nerve damage.
We hope you enjoyed this article
Consider subscribing to one of our newsletters like Life AI Weekly or Daily AI Brief.
Also, consider following us on social media:
More from Life Sciences
Oct 16 Study Tests Smartphone AI for Children's Lung Sounds Oct 16 Manhattan Physician Invests in RunPractice Oct 16 Attilio appoints Buck Institute CEO Eric Verdin as cochairman Oct 16 Aignostics launches HETA Clinical for pathology workflows Oct 16 Specialty1 Partners Invests in AI for Dental Practice OperationsLife AI Weekly
Weekly coverage of AI applications in healthcare, drug development, biotechnology research, and genomics breakthroughs.
Whitepaper
Tensordyne Napier: What If One Rack Could Do the Work of Nine?
Tensordyne
This Tensordyne whitepaper presents Napier, an inference-focused AI processor and rack-scale system based on the company’s TDN Math logarithmic number system. It examines infrastructure requirements for large mixture-of-experts and agentic models, compares major inference architecture approaches, and details the TDN AIP processor, TDN72 pod, TDN Link fabric, and Napier Ultra configuration. The paper reports simulation-based performance, cost, and accuracy-validation results, including Tensordyne’s projected comparison of one Napier rack with a nine-rack Nvidia Rubin plus Groq deployment; the chip is reported as taped out and in fabrication.
Read moreYou may also like
UltraSense and Partron Sign MOU for AI Wearable Controls
Neura Robotics Launches Neuron AI for Humanoid Robots
The Biological Computing Co. Names Atish Banerjea Strategic Adviser
SEMIFIVE and Mobilint Sign Robotics AI Chip Contract
Transmart Expands Magnetic Core Sales Push to North American AI Data Centers
Daily AI Brief: the AI news that matters, in your inbox.