STT Fairview Data Center Achieves G2 Design Certification

Sep 24, 2025
ST Telemedia Global Data Centres Philippines has achieved G2 Design Certification for its STT Fairview data center campus, as announced in a press release. This certification marks a significant milestone for the 124MW facility.

ST Telemedia Global Data Centres Philippines has achieved G2 Design Certification for its flagship 124MW STT Fairview data center campus, announced in a press release. This certification is part of an ongoing collaboration with the International Data Center Authority (IDCA), which is conducting a comprehensive audit of STT GDC Philippines' entire data center portfolio.

The STT Fairview data center is now recognized as a certified G2 data center, positioned to become the country's largest carrier-neutral and sustainable data center campus. The certification process evaluates data centers across various requirements, including availability, capacity, efficiency, operations, innovation, resilience, safety, and security.

Carlo Malana, President and CEO of STT GDC Philippines, expressed pride in the achievement, highlighting the company's commitment to building data centers for future digital innovation. The collaboration with IDCA is seen as a turning point for digital infrastructure in the Asia Pacific region, according to IDCA Chairman and CEO Mehdi Paryavi.

We hope you enjoyed this article

Consider subscribing to one of our newsletters like Silicon Brief or Daily AI Brief.

Also, consider following us on social media:

Free newsletter

Silicon Brief

Weekly coverage of AI hardware developments including chips, GPUs, cloud platforms, and data center technology.

Whitepaper

Tensordyne Napier: What If One Rack Could Do the Work of Nine?

Tensordyne

This Tensordyne whitepaper presents Napier, an inference-focused AI processor and rack-scale system based on the company’s TDN Math logarithmic number system. It examines infrastructure requirements for large mixture-of-experts and agentic models, compares major inference architecture approaches, and details the TDN AIP processor, TDN72 pod, TDN Link fabric, and Napier Ultra configuration. The paper reports simulation-based performance, cost, and accuracy-validation results, including Tensordyne’s projected comparison of one Napier rack with a nine-rack Nvidia Rubin plus Groq deployment; the chip is reported as taped out and in fabrication.

Read more
Free, six days a week

Daily AI Brief: the AI news that matters, in your inbox.