Synopsys and Intel Collaborate on Advanced Chip Designs

Apr 29, 2025
Synopsys and Intel Foundry have announced a collaboration to advance angstrom-scale chip designs using Intel's 18A and 18A-P technologies. This partnership aims to accelerate the development of high-performance designs with Synopsys' production-ready EDA flows and IP portfolio.

Synopsys and Intel Corporation have announced a collaboration to advance angstrom-scale chip designs using Intel's 18A and 18A-P technologies. Announced in a press release, this partnership aims to accelerate the development of high-performance designs with Synopsys' production-ready electronic design automation (EDA) flows and broad IP portfolio.

The collaboration includes the availability of Synopsys' certified AI-driven digital and analog design flows for the Intel 18A process node and production-ready EDA flows for the Intel 18A-P process node. These technologies feature the RibbonFET Gate-all-around transistor architecture and the industry's first commercial foundry implementation of PowerVia backside power delivery.

Synopsys and Intel are also working together to enable Intel's new Embedded Multi-die Interconnect Bridge-T (EMIB-T) advanced packaging technology. This is supported by an EDA reference flow powered by Synopsys' 3DIC Compiler, which facilitates efficient design creation and optimization for multi-die solutions.

Additionally, Synopsys has expanded its IP portfolio to support advanced angstrom-level designs, including high-performance and low-power IP for Intel 18A and Intel 18A-P. This expansion aims to provide customers with faster time-to-tapeout and enhanced power distribution and performance for next-generation AI and high-performance computing applications.

We hope you enjoyed this article

Consider subscribing to one of our newsletters like Silicon Brief or Daily AI Brief.

Also, consider following us on social media:

AI Chips & Datacenters AI Brief AI Brief (X)
Free newsletter

Silicon Brief

Weekly coverage of AI hardware developments including chips, GPUs, cloud platforms, and data center technology.

AI Token Webinar

Whitepaper

Tensordyne Napier: What If One Rack Could Do the Work of Nine?

Tensordyne

This Tensordyne whitepaper presents Napier, an inference-focused AI processor and rack-scale system based on the company’s TDN Math logarithmic number system. It examines infrastructure requirements for large mixture-of-experts and agentic models, compares major inference architecture approaches, and details the TDN AIP processor, TDN72 pod, TDN Link fabric, and Napier Ultra configuration. The paper reports simulation-based performance, cost, and accuracy-validation results, including Tensordyne’s projected comparison of one Napier rack with a nine-rack Nvidia Rubin plus Groq deployment; the chip is reported as taped out and in fabrication.

Read more

You may also like

Free, six days a week

Daily AI Brief: the AI news that matters, in your inbox.