Vertiv Expands PowerBar Track Busway for High-Density AI Data Centers

Mar 5, 2026
Vertiv has introduced a new double-stack configuration for its PowerBar Track busway system, designed to deliver flexible, high-capacity power distribution for AI-driven data centers.

Vertiv has introduced a new double-stack configuration for its PowerBar Track busway system, announced in a press release. The design enables higher power density while conserving white-space, addressing the growing power needs of AI-driven colocation and hyperscale data centers.

The scalable system supports configurations up to 2000A under UL 857 standards and up to 2500A under IEC 61439-6, with options for copper or aluminum conductors. It allows safe, continuous power delivery and live configuration changes without downtime through an open-track architecture.

Each connection point includes mechanical and electrical interlocks for safety, and optional integrated metering provides real-time visibility into power usage. The double-stack configuration supports more connections per tap-off box and can scale vertically for high-density environments.

The PowerBar Track integrates with Vertiv’s broader power infrastructure, including its PowerBoard switchgear, UPS systems, and racks, creating a coordinated setup for high-capacity applications. It also forms part of Vertiv’s 360AI ecosystem, which combines power distribution, protection, and management solutions for AI-ready infrastructure.

We hope you enjoyed this article

Consider subscribing to one of our newsletters like Silicon Brief or Daily AI Brief.

Also, consider following us on social media:

AI Chips & Datacenters AI Brief AI Brief (X)
Free newsletter

Silicon Brief

Weekly coverage of AI hardware developments including chips, GPUs, cloud platforms, and data center technology.

AI Token Webinar

Whitepaper

Tensordyne Napier: What If One Rack Could Do the Work of Nine?

Tensordyne

This Tensordyne whitepaper presents Napier, an inference-focused AI processor and rack-scale system based on the company’s TDN Math logarithmic number system. It examines infrastructure requirements for large mixture-of-experts and agentic models, compares major inference architecture approaches, and details the TDN AIP processor, TDN72 pod, TDN Link fabric, and Napier Ultra configuration. The paper reports simulation-based performance, cost, and accuracy-validation results, including Tensordyne’s projected comparison of one Napier rack with a nine-rack Nvidia Rubin plus Groq deployment; the chip is reported as taped out and in fabrication.

Read more

You may also like

Free, six days a week

Daily AI Brief: the AI news that matters, in your inbox.