Google Partners with MediaTek for Next-Gen AI Chips
Google is collaborating with MediaTek to develop the next generation of its AI chips, known as Tensor Processing Units (TPUs), set for production next year. This partnership, reports Reuters, is part of a broader industry trend where tech giants are moving to reduce their dependence on Nvidia's GPUs.
Despite this new collaboration, Google will continue its relationship with Broadcom, the chip designer it has worked with for several years. MediaTek was chosen for its strong ties with chip manufacturing giant TSMC and its competitive pricing compared to Broadcom.
Google's investment in TPUs is significant, with expenditures estimated between $6 billion and $9 billion last year. This move aligns with Google's strategy to gain more control over its AI hardware, cut costs, and reduce reliance on external suppliers like Nvidia.
We hope you enjoyed this article
Consider subscribing to one of our newsletters like Silicon Brief, Enterprise AI Brief or Daily AI Brief.
Also, consider following us on social media:
More from Data Centers
Oct 16 Hitachi Energy and Ansaldo Energia Partner on Data Center Power Systems Oct 16 Clivet Unveils Magnetic Bearing Compressor for AI Data Center Cooling Oct 15 Rising rates strain AI data center fundraising Oct 15 Ukrainian Drones Hit Sberbank Data Center Planned for Supercomputer Oct 15 Brightray Signs Letter of Intent for 10 MW Indiana AI Data CenterMore from Enterprise
Oct 16 BOC Group Adds AI Assistant to ADOIT 21 Oct 16 Huawei Brings Upgraded Stellar Network Solution to Europe Oct 16 Element to Manage Waymo's Toronto Fleet for 2028 Launch Oct 16 CTM and Huawei Plan AI Network Security Upgrades in Macao Oct 16 Huawei and 14 partners form Global AI CITY allianceSilicon Brief
Weekly coverage of AI hardware developments including chips, GPUs, cloud platforms, and data center technology.
Whitepaper
Tensordyne Napier: What If One Rack Could Do the Work of Nine?
Tensordyne
This Tensordyne whitepaper presents Napier, an inference-focused AI processor and rack-scale system based on the company’s TDN Math logarithmic number system. It examines infrastructure requirements for large mixture-of-experts and agentic models, compares major inference architecture approaches, and details the TDN AIP processor, TDN72 pod, TDN Link fabric, and Napier Ultra configuration. The paper reports simulation-based performance, cost, and accuracy-validation results, including Tensordyne’s projected comparison of one Napier rack with a nine-rack Nvidia Rubin plus Groq deployment; the chip is reported as taped out and in fabrication.
Read moreYou may also like
MediaTek Dimensity 9500 Powers Samsung Galaxy Tab S12 Tablets
Synopsys and TSMC Expand AI Chip Design Partnership
CNN Signs Multi Year AI Content Deal With Google
DeepSeek and Huawei Build Tools for Ascend AI Chips
Nvidia CEO says chip supply could stop over unsafe AI
Daily AI Brief: the AI news that matters, in your inbox.