PowerLattice Raises $86 Million for AI Power Chiplets

Oct 30, 2026
PowerLattice raised $86 million for chiplets designed to reduce the power used by AI processors. An SEC filing shows the company is seeking up to $111 million.

PowerLattice, a chip startup based in Vancouver, Washington, raised $86 million, according to GeekWire. An SEC filing shows the company is seeking $111 million, with 18 investors participating so far.

The filing does not identify the investors or specify the funding round. PowerLattice previously raised $31 million, including a $25 million Series A led by Playground Global and Celesta Capital.

PowerLattice develops power delivery chiplets that sit inside processor packages and shorten the path electricity travels to AI processors. The company says this design can reduce energy use by more than half while improving performance, and it has provided engineering samples for GPUs, CPUs and custom accelerators.

Earlier this week, PowerLattice said it had demonstrated a monolithic integrated voltage regulator chiplet that puts the controller, power transistors and inductors on a single piece of silicon. CEO Peng Zou founded the company in 2023 with Gang Ren and Sujith Dermal; former Intel CEO Pat Gelsinger sits on its board.

We hope you enjoyed this article

Consider subscribing to one of our newsletters like Silicon Brief, AI Funding Brief or Daily AI Brief.

Also, consider following us on social media:

AI Chips & Datacenters AI Funding News AI Brief AI Brief (X)
Free newsletter

Silicon Brief

Weekly coverage of AI hardware developments including chips, GPUs, cloud platforms, and data center technology.

Guide
10 most valuable public AI chip companies

10 most valuable public AI chip companies

Publicly traded companies designing merchant silicon for AI computing, ranked by market capitalization at the close of 23 October 2026.

Whitepaper

Tensordyne Napier: What If One Rack Could Do the Work of Nine?

Tensordyne

This Tensordyne whitepaper presents Napier, an inference-focused AI processor and rack-scale system based on the company’s TDN Math logarithmic number system. It examines infrastructure requirements for large mixture-of-experts and agentic models, compares major inference architecture approaches, and details the TDN AIP processor, TDN72 pod, TDN Link fabric, and Napier Ultra configuration. The paper reports simulation-based performance, cost, and accuracy-validation results, including Tensordyne’s projected comparison of one Napier rack with a nine-rack Nvidia Rubin plus Groq deployment; the chip is reported as taped out and in fabrication.

Read more

You may also like

Free, six days a week

Daily AI Brief: the AI news that matters, in your inbox.